P10

EDG debug IF

Abstract: EDG bus debug interface.

Specs

Note: This module is only for development/debugging purposes.

EDG bus debugging module making EDG bus signals externally available.

Features,

  • Passive module (no CPU)
  • Making EDG signals available externally
    • Data (3.3V logic level)
GitHub